## Asynchronous Sequential Logic

## Chapter 9

### 9.1 Introduction

- Synchronous sequential circuits
- Flip-flops share a single clock


Fig. 5-1 Block Diagram of Sequential Circuit

- Asynchronous sequential circuits


## Block Diagram of an Asynchronous Sequential Circuit



Fig. 9.1
Block diagram of an asynchronous sequential circuit

## Asynchronous Sequential Circuit

- No clock pulse
- Memory elements in asynchronous circuits are either latches or time delay elements
- In a gate-type circuit, the propagation delay that exists in the combinational circuit path from input to output provides sufficient delay along the feedback loop so that no specific delay elements are actually inserted in the feedback path
- Difficult to design: Timing problems involved in the feedback path


## Asynchronous Sequential Circuit

- Must attain a stable state before the input is changed to a new value
- Because of delays in the wires and the gates, it is impossible to have two or more input variables change at exactly the same instant of time without an uncertainty as to which one changes first.
- Therefore, simultaneous changes of two or more variables are usually prohibited.
- This restrictions means that only one input variable can change at any one time and the time between two input changes must be longer than the time it takes the circuit to reach a stable state.


## 9-2 Analysis Procedure (No Latches)

- The procedure:
- Determine all feedback loops
- Assign $Y_{i}^{\prime}$ 's (excitation variables), y ${ }_{i}$ 's (the secondary variables)
- Derive the Boolean functions of all $Y_{i}$ 's
- Plot each Y function in a map
- Construct the state table
- Circle the stable states


## Example (No Latches)



Fig. 9.2
Example of an asynchronous sequential circuit


- the excitation variables: $Y_{1}$ and $Y_{2}$
- $Y_{1}=x y_{1}+x^{\prime} y_{2}$
- $Y_{2}=x y_{1}{ }^{\prime}+x^{\prime} y_{2}$


## Maps and Transition Table

Fig. 9.3 Maps and transition table for the circuit of Fig. 9.2

(a) Map for
$Y_{1}=x y_{1}+x^{\prime} y_{2}$

(b) Map for
$Y_{2}=x y_{1}{ }_{1}+x^{\prime} y_{2}$

(c) Transition table

- the $y$ variables for the rows
- the external variable for the columns
- Circle the stable states
- $Y=y$


## Transition Table



Transition table


## Transition Table



Transition table


## State Transition Table

Table 9.1
State Table for the Circuit of Fig. 9.2
Next State
Present State

$$
x=0 \quad x=1
$$

| 0 | 0 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 |

- The difference:
- synchronous design: state transition happens only when the triggering edge of the clock
- asynchronous design: the internal state can change immediately after a change in the input
- The total state of the asynchronous circuit
- Combine internal state with the input value
- $y$ : the present state
- $Y$ : the next state


## Flow Table

- a state transition table with its internal state being symbolized with letters

Fig. 9.4
Example of flow tables

(a) Four states with one input

(b) Two states with two inputs and one output

- Fig. 9-4(a) is called a primitive flow table because it has only one stable state in each row


## Implementation (No Latches):

- state assignment $\Rightarrow$ derive the logic diagram


Fig. 9.5
Derivation of a circuit specified by the flow table of Fig. 9.4(b)

(c) Logic diagram

## Race Conditions

- When two or more binary state variables change value
- $00 \rightarrow 11$
- $00 \rightarrow 10 \rightarrow 11$ or $00 \rightarrow 01 \rightarrow 11$
- A noncritical race
- if they reach the same final state
- otherwise, a critical state


## Noncritical Race


(b) Possible transitions:

$$
\begin{aligned}
& 00 \longrightarrow 11 \longrightarrow 01 \\
& 00 \longrightarrow 01 \longrightarrow 10 \longrightarrow 11 \longrightarrow 01 \\
& 00 \longrightarrow 10 \longrightarrow
\end{aligned}
$$


(a) Possible transitions:

$$
\begin{aligned}
& 00 \longrightarrow 11 \\
& 00 \longrightarrow 01 \longrightarrow 11 \\
& 00 \longrightarrow 10 \longrightarrow 11
\end{aligned}
$$



Fig. 9.6
Examples of noncritical races

## Noncritical Race



## Critical Race



Fig. 9.7
Examples of critical races

## Critical Race



## Race-Free

- Races may be avoided
- Race-Free Assignment: Section (9-6)
- Proper binary assignment to the state variables.
- The state variable must be assigned binary numbers such that only one state can change at any one time
- Insert intermediate unstable states with a unique state-variable change. It is said to have a cycle.


## Cycle

- a unique sequence of unstable states

(a) State transition:
$00 \rightarrow 01 \rightarrow 11 \rightarrow 10$

(b) State transition: $00 \rightarrow 01 \rightarrow 11$

(c) Unstable
$\longrightarrow 01 \rightarrow 11 \rightarrow 10-$

Fig. 9.8
Examples of cycles

## Stability Considerations

- A square waveform generator?

(a) Logic diagram
$Y=\left(x_{1} y\right)^{\prime} x_{2}$
$Y=x_{1}{ }^{\prime} x_{2}+y^{\prime} x_{2}$
Fig. 9.9
Example of an unstable circuit

(b) Transition table


## Stability Considerations

- Note that column 11 has no stable states.
- This mean that with inputs $x_{1} x_{2}$ fixed at 11 , the value of $Y$ and $y$ are never the same.

(a) Logic diagram


Frequency $=1 / 20 \mathrm{~ns}=50 \mathrm{MHz}$

## 9-3 Circuits with Latches

- Asynchronous sequential circuits
- were known and used before synchronous design
- the use of SR latches in asynchronous circuits produces a more orderly pattern
- reduce the circuit complexity


## SR Latch - Two Cross-Coupled NOR Gates


(a) Cross-coupled circuit

(c) Circuit showing feedback

| $S$ | $R$ | $Q$ | $Q^{\prime}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 |  |
| 0 | 0 | 1 | 0 |  |
| 0 | 1 | 0 | 1 |  |
| 0 | 0 | 0 | 1 | $($ After $S R=10)$ |
| 1 | 1 | 0 | 0 |  |

(b) Truth table

$Y=S R^{\prime}+R^{\prime} y$
$Y=S+R^{\prime} y$ when $S R=0$
(d) Transition table

Fig. 9.10

## SR Latch

- $\mathrm{Y}=\left((\mathrm{S}+\mathrm{y})^{\prime}+\mathrm{R}\right)^{\prime}=(\mathrm{S}+\mathrm{y}) \mathrm{R}^{\prime}=$ SR' $^{\prime}+\mathrm{R}^{\prime} \mathrm{y}$
- the state transition table
- an unpredictable result when SR: $11 \rightarrow 00$
- $S R=0$ in operation
- $S R^{\prime}+\mathrm{SR}=\mathrm{S}\left(\mathrm{R}^{\prime}+\mathrm{R}\right)=\mathrm{S}$
- $\Rightarrow \mathrm{Y}=\mathrm{S}+\mathrm{R}$ 'y when $\mathrm{SR}=0$
- two cross-coupled NAND gate
- S'R' = 0
- $\left.Y=(S(R y))^{\prime}\right)^{\prime}=S^{\prime}+$ Ry when $S^{\prime} R^{\prime}=0$
- S'R' latch


## SR Latch - Two Cross-Coupled NAND Gates


(a) Cross-coupled circuit

(c) Circuit showing feedback

(b) Truth table

(d) Transition table

Fig. 9.11
$S R$ latch with NAND gates

## Analysis Example (With Latches):

Fig. 9.12 Examples of a circuit with $S R$ latch


## Analysis Example (Continued):

- Label each latch output with $Y_{i}$ and its external feedback path with $y_{i}$
- Derive the Boolean functions for the $S_{i}$ and $R_{i}$
- $S_{1}=x_{1} y_{2}$
- $R_{1}=x_{1}^{\prime} x^{\prime}{ }_{2}$
- $S_{2}=x_{1} x_{2}$
- $R_{2}=x^{\prime}{ }_{2} y_{1}$
- Check whether SR=0 for each NOR latch or whether $S^{\prime} R^{\prime}=0$ for each NAND latch
- $S_{1} R_{1}=x_{1} y_{2} \mathbf{x}^{\prime} \mathbf{1}^{\prime}{ }_{2}=\mathbf{0}$
- $S_{2} R_{2}=x_{1} x_{2} x^{\prime}{ }_{2} y_{1}=0$


## An®IySis Exan pie (coptinued):

- Evaluate $\mathrm{Y}=\mathrm{S}+$ R'y for each NOR latch or $Y=S^{\prime}+$ Ry for each NAND latch
- $Y_{1}=x_{1} y_{2}+\left(x_{1}+x_{2}\right) y_{1}=x_{1} y_{2}+x_{1} y_{1}+x_{2} y_{1}$
- $Y_{2}=x_{1} x_{2}+\left(x_{2}+y_{1}{ }_{1}\right) y_{2}=x_{1} x_{2}+x_{2} y_{2}+y_{1}^{\prime} y_{2}$
- Construct the state transition table
- Circle all stable states

Race example:

- Let initial state is
$y_{1} y_{2} x_{1} x_{2}=1101$
input $x_{2}$ is changed to 0
if $Y_{1}$ change to 0 before $Y_{2}$
then $y_{1} y_{2} x_{1} x_{2}=0100$
instead of 0000
Fig. 9.13

| $y_{1} y_{2}$ | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | (00) | (00) | 01 | (00) |
| 01 | (01) | (01) | 11 | 11 |
| 11 | 00 | (11) | (11) | 10 |
| 10 | 00 | (10) | 11 | (10) |
|  |  |  |  |  |

## Analysis Example (Continued):



| $y_{1} y_{2}$ | $00$ | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 00 | (00) | 01 | 00 |
| 01 | 01 | (01) | 11 | 11 |
| 11 | 10- | (11) | (11) | 10 |
| 10 | 00 | (10) | 11 | (10) |
| $\begin{aligned} & 11 \rightarrow 00 \\ & 11 \rightarrow 10 \rightarrow 00 \\ & 11 \rightarrow 01 \end{aligned}$ |  |  |  |  |
| $\rightarrow$ Critical Race |  |  |  |  |

## Analysis Procedure (With Latches)

The procedure for analyzing an asynchronous sequential circuit with $S R$ latches can be summarized as follows:

1. Label each latch output with $Y_{i}$ and its external feedback path (if any) with $y_{i}$ for $i=1,2, \ldots, k$.
2. Derive the Boolean functions for the $S_{i}$ and $R_{i}$ inputs in each latch.
3. Check whether $S R=0$ for each NOR latch or whether $S^{\prime} R^{\prime}=0$ for each NAND latch. If either of these conditions is not satisfied, there is a possibility that the circuit may not operate properly.
4. Evaluate $Y=S+R^{\prime} y$ for each NOR latch or $Y=S^{\prime}+R y$ for each NAND latch.
5. Construct a map, with the $y$ 's representing the rows and the $x$ inputs representing the columns.
6. Plot the value of $Y=Y_{1} Y_{2} \cdots Y_{k}$ in the map.
7. Circle all stable states such that $Y=y$. The resulting map is then the transition table.

## Latch Excitation Table

- For $S R$ latch:

| $y$ | $Y$ | $S$ | $R$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

(b) Latch excitation table

## Implementation (With a Latch)

Fig. 9.14
Derivation of a latch circuit from a transition table


(c) Map for $S=x_{1} x^{\prime}{ }_{2}$

| $y$ | $Y$ | $S$ | $R$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

(b) Latch excitation table

(d) Map for $R=x^{\prime}{ }_{1}$

(e) Circuit with NOR latch

(f) Circuit with NAND latch

## Implementation Example

- Determine the Boolean functions for the $S$ and $R$ inputs of each latch
- Given a transition table
- From maps: the simplified Boolean functions are

$$
\begin{array}{lll}
\hline S=x_{1} x_{2}^{\prime} & \text { and } & R=x_{1}^{\prime} \\
\hline S=\left(x_{1} x_{2}^{\prime}\right)^{\prime} & \text { and } & R=x_{1} \\
& \Longrightarrow \text { NOR latch } \\
& & \text { NAND latch }
\end{array}
$$

## General Procedure for Implementing a Circuit with SR Latches

- Derive a pair of maps for $S_{i}$ and $R_{i}$
- Derive the simplified Boolean functions for each $S_{i}$ and $R_{i}$
- DO NOT make $S_{i}$ and $R_{i}$ equal to 1 in the same minterm square
- Draw the logic diagram
- for NAND latches, use the complemented values of those $S_{i}$ and $R_{i}$


## Debounce Circuit

- Remove the series of pulses that result form a contact bounce and produce a single smooth transition of the binary signal


Fig. 9.15
Debounce circuit

- TTL: input = logic-1 when open


## 9-4 Design Procedure

- Design specifications
- a gated latch
- two inputs, G (gate) and D (data)
- one output, Q
- $G$ = 1 : $Q$ follows $D$
- $G=0$ : $Q$ remains unchanged


## Design Procedure

- All the total states
- combinations of the inputs and internal states

Table 9.2
Gated-Latch Total States

| State | Inputs |  | $\frac{\text { Output }}{Q}$ | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | D | G |  |  |
| $a$ | 0 | 1 | 0 | $D=Q$ because $G=1$ |
| $b$ | 1 | 1 | 1 | $D=Q$ because $G=1$ |
| $c$ | 0 | 0 | 0 | After state $a$ or $d$ |
| $d$ | 1 | 0 | 0 | After state $c$ |
| $e$ | 1 | 0 | 1 | After state $b$ or $f$ |
| $f$ | 0 | 0 | 1 | After state $e$ |

- simultaneous transitions of two input variables are not allowed


## Design procedure

- Primitive flow table

Table 9.2
Gated-Latch Total States

| State | Inputs |  | $\frac{\text { Output }}{Q}$ | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | D | G |  |  |
| $a$ | 0 | 1 | 0 | $D=Q$ because $G=1$ |
| $b$ | 1 | 1 | 1 | $D=Q$ because $G=1$ |
| $c$ | 0 | 0 | 0 | After state $a$ or $d$ |
| d | 1 | 0 | 0 | After state $c$ |
| $e$ | 1 | 0 | 1 | After state $b$ or $f$ |
| $f$ | 0 | 0 | 1 | After state $e$ |

Fig. 9.16
Primitive flow table


- dash marks in each row that differs in two or more variables from the input variables associated with the stable state
- don't care condition for the next state and output


## Design Procedure

Table 9.2
Gated-Latch Total States

| State | Inputs |  | $\frac{\text { Output }}{Q}$ | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | D | G |  |  |
| $a$ | 0 | 1 | 0 | $D=Q$ because $G=1$ |
| $b$ | 1 | 1 | 1 | $D=Q$ because $G=1$ |
| c | 0 | 0 | 0 | After state $a$ or $d$ |
| $d$ | 1 | 0 | 0 | After state $c$ |
| $e$ | 1 | 0 | 1 | After state $b$ or $f$ |
| $f$ | 0 | 0 | 1 | After state $e$ |

Inputs $D G$

|  | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| $a$ | $\begin{gathered} 000 \\ c,- \end{gathered}$ | (a), 0 | $\begin{array}{ll} 11 & 1 \\ x^{2} & , \end{array}$ | - |
| $b$ | -, - | $\begin{gathered} 01 \mathbf{0} \\ a,- \end{gathered}$ | (b), 1 | $\begin{aligned} & 101 \\ & e,- \end{aligned}$ |
|  | (c), 0 | $\begin{array}{\|ll} \hline 010 \\ a, & -1 \end{array}$ | -, - | $\begin{gathered} 100 \\ d,- \end{gathered}$ |
| $\stackrel{ت}{\oplus}_{d}$ | $\begin{gathered} 000 \\ c,- \end{gathered}$ | - , - | $\begin{array}{r} 11 \frac{1}{2} \\ b \end{array}$ | (d), 0 |
| $e$ | $\begin{gathered} 001 \\ f,- \end{gathered}$ | - , - | $\begin{array}{rl} 11 & 1 \\ b \end{array}$ | (e), 1 |
| $\stackrel{\leftarrow}{*}$ | $\text { (f), } 1$ | $\begin{array}{\|c} \hline 010 \\ a,- \end{array}$ | - , - | 10 $e$ $e$ |

## Design Procedure

- Reduction of the primitive flow table
- two or more rows in the primitive flow table can be merged if there are non-conflicting states and outputs in each of the columns


## Design Procedure




| $\rangle^{D C}$ | $00$ | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| $b$ | -, - | $a$, - | (b), 1 | $e,-$ |
| $\stackrel{\sim}{\stackrel{0}{5}}$ | $f,-$ | - , - | $b$, - | (e) 1 |
| $f$ | (f) 1 | $a$, - | - | $e,-$ |

(a) States that are candidates for merging

Fig. 9.17
(b) Reduced table (two alternatives)

Reduction of the primitive flow table

## Design Procedure (No Latches)

- Transition table and logic diagram
- State assignment
- discussed in details in Sec. 9-6 - a:0, b:1

| \} |  | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
|  | (a), 0 | (a), 0 | $b$, - | (a), 0 |
|  | (b) , 1 | $a$, - | (b) , 1 | (b) , 1 |

$y^{D G}$
0

0 | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |

(a) $Y=D G+G^{\prime} y$

| $D G$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

(b) $Q=Y$

Fig. 9.18
Transition table and output map for gated latch

## Design Procedure (No Latches)

- the output
- logic diagram


Fig. 9.19
Gated-latch logic diagram

## Design Procedure (With a Latch)

## - SR latch implementation


(a) Maps for $S$ and $R$
(b) Logic diagram

Fig. 9.20
Circuit with $S R$ latch

## Design Procedure

- Assign outputs to unstable states
- the unstable states have unspecified output values
- no momentary false outputs occur when the circuit switches between stable states
- $0 \rightarrow 0$ : 0
- $1 \rightarrow 1: 1$
- $0 \rightarrow 1,1 \rightarrow 0$ :

Fig. 9.21
Assigning output values to unstable states

(a) Flow table (b) Output assignment

## Design Procedure

- The procedure for making the assignment to outputs associated with unstable states can be summarized follows:

1. Assign a 0 to an output variable associated with an unstable state which is a transient state between two stable states that have a 0 in the corresponding output variable.
2. Assign a 1 to an output variable associated with an unstable state which is a transient state between two stable states that have a 1 in the corresponding output variable.
3. Assign a don't-care condition to an output variable associated with an unstable state which is a transient state between two stable states that have different values $(0$ and 1 , or 1 and 0 ) in the corresponding output variable.

## Design Procedure

- Summary
- a primitive flow table
- state reduction
- state assignment
- output assignment
- Simplify the Boolean functions of the excitation and output variables and draw the logic diagram


## 9-5 Reduction of State and Flow Tables

- Equivalent states
- for each input, two states give exactly the same output and go to the same next states or to equivalent next states


## Table 9.3

State Table to Demonstrate Equivalent States


| $a$ | $c$ | $b$ | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- |
| $b$ | $d$ | $a$ | 0 | 1 |
| $c$ | $a$ | $d$ | 1 | 0 |
| $d$ | $b$ | $d$ | 1 | 0 |

## Reduction of State and Flow Tables

- (a,b) are equivalent if (c,d) are equivalent
- (a,b) imply (c,d)
- ( $\mathrm{c}, \mathrm{d}$ ) imply ( $\mathrm{a}, \mathrm{b}$ )
- both pairs are equivalent


## Table 9.3

## State Table to Demonstrate Equivalent States

| Present <br> State | Next State |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{x}=\mathbf{0}$ | $\boldsymbol{x = \mathbf { 1 }}$ |  | $\mathbf{x}=\mathbf{0}$ | $\boldsymbol{x}=\mathbf{1}$ |
| $a$ | $c$ | $b$ |  | 0 | 1 |
| $b$ | $d$ | $a$ |  | 0 | 1 |
| $c$ | $a$ | $d$ |  | 0 |  |
| $d$ | $b$ | $d$ |  | 1 | 0 |

## Reduction of State and Flow Tables

- The checking of each pair of states for possible equivalence

Table 9.4
State Table to Be Reduced

|  | Next State |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| Present <br> State | $\boldsymbol{x}=\mathbf{0}$ | $\boldsymbol{x}=\mathbf{1}$ | $\boldsymbol{x}=\mathbf{0}$ | $\boldsymbol{x}=\mathbf{1}$ |
| $a$ | $d$ | $b$ | 0 | 0 |
| $b$ | $e$ | $a$ | 0 | 0 |
| $c$ | $g$ | $f$ | 0 | 1 |
| $d$ | $a$ | $d$ | 1 | 0 |
| $e$ | $a$ | $d$ | 1 | 0 |
| $f$ | $c$ | $b$ | 0 | 0 |
| $g$ | $a$ | $e$ | 1 | 0 |

## Reduction of State and Flow Tables

Fig. 9.22
Implication table


## Reduction of State and Flow Tables

- the equivalent states
- (a,b), (d,e), (d,g), (e,g)
- the reduced states
- (a,b), (c), (d,e,g), (f)
- the state table

Table 9.5
Reduced State Table


| Present <br> State | Next State |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{x = 0}$ | $\mathbf{x = \mathbf { 1 }}$ |  | $\mathbf{x}=\mathbf{0}$ | $\boldsymbol{x}=\mathbf{1}$ |
|  | $d$ | $a$ |  | 0 | 0 |
| $c$ | $d$ | $f$ |  | 0 | 1 |
| $d$ | $a$ | $d$ |  | 1 | 0 |
| $f$ | $c$ | $a$ |  | 0 | 0 |

## Reduction of State and Flow Tables

- Merging of the Flow Table
- consider the don't-care conditions
- combinations of inputs or input sequences may never occur
- two incompletely specified states that can be combined are said to be compatible
- for each possible input they have the same output whenever specified and their next states are compatible whenever they are specified
- determine all compatible pairs
- find the maximal compatibles
- find a minimal closed covering


## Reduction of State and Flow Tables

- Compatible pairs
- (a,b) (a,c) (a,d) (b,e) (b,f) (c,d) (e,f)

(a) Primitive flow table

(b) Implication table


## Reduction of State and Flow Tables

- Maximal Compatibles
- a group of compatibles that contains all the possible combinations of compatible states
- Merger Diagram


Fig. 9.24
Merger diagram

(b) Maximal compatible:
$(a, b, e, f)(b, c, h)(c, d)(g)$

## Reduction of State and Flow Tables

- An isolated dot: a state that is not compatible to any other state
- A line: a compatible pair
- A triangle: a compatible with three states
- An n-state compatible: an n-sided polygon with all its diagonals connected

Fig. 9.24 Merger diagram

(a) Maximal compatible: $(a, b)(a, c, d)(b, e, f)$

(b) Maximal compatible:
$(a, b, e, f)(b, c, h)(c, d)(g)$

## Reduction of State and Flow Tables

- Closed covering condition
- cover all the states
- closed
- no implied states or the implied states are included within the set
- (a,c,d) (b,e,f)
- cover all the states
- no implied states


$$
\text { Compatibles } \quad(a, b) \quad(a, c, d) \quad(b, e, f)
$$

Implied states

## Reduction of State and Flow Tables

another example
Primitive flow table is not shown

(a) Implication table

(b) Merger diagram

Fig. 9.25
Choosing a set of compatibles

| Compatibles | $(a, b)$ | $(a, d)$ | $(b, c)$ | $(c, d, e)$ |
| :--- | :--- | :--- | :--- | :--- |
| Implied states | $(b, c)$ | $(b, c)$ | $(d, e)$ | $(a, d)$ <br> $(b, c)$ |

(c) Closure table

## Reduction of State and Flow Tables

- (a,b) (c,d,e)
- cover all the states
- but not closed
- (b,c) are implied but not included
- (a,d) (b,c) (c,d,e)
- cover all the states
- closed
- implied states: (b,c) (d,e) (a,d)
- the same state can be repeated more than once
- The original flow table (not shown) can be reduced from five rows to three rows by merging rows a and $\mathrm{b}, \mathrm{b}$ and c , and $\mathrm{c}, \mathrm{d}$, and e .


## 9-6 Race-Free State Assignment

## - To avoid critical races

- only one variable changes at any given time - Three-row flow-table example
- flow-table and transition diagram example


(b) Transition diagram

Fig. 9.26
Three-row flow-table example

## Race-Free State Assignment

- an extra row is added
- no stable state in row d

(a) Flow table

(b) Transition diagram

Fig. 9.27
Flow-table with an extra row

## Race-Free State Assignment

## Transition Table:

$$
x_{1} x_{2}
$$

| able | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| $a=00$ | 00 | 01 | 10 | 00 |
| $b=01$ | 00 | (01) | 01 | 11 |
| $c=11$ | 10 | (11) | (11) | (11) |
| $d=10$ | 00 | - | 11 | - |

Fig. 9.28
Flow-table with an extra row

## Race-Free State Assignment

## - Four-row flow-table example

- flow-table and transition diagram


Fig. 9.29
(a) Flow table

(b) Transition diagram

Four-row flow-table example

## Race-Free State Assignment

- add extra rows

(a) Binary assignment

(b) Transition diagram

Fig. 9.30
Choosing extra rows for the flow table

## Race-Free State Assignment



- State $b$ is assigned to 001 (randomly).

- State b is adjacent to the other three original states (a, c, d).
- Transition $\mathrm{a}(000) \rightarrow \mathrm{d}(101) \Rightarrow$ directed thru e.

- Transition $\mathrm{c}(011) \rightarrow \mathrm{a}(000) \Rightarrow$ directed thru g .
- Transition $\mathrm{d}(101) \rightarrow \mathrm{c}(011) \Rightarrow$ directed thru f .

|  | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $a$ | $b$ | $c$ | $g$ |
| 1 | $e$ | d | $f$ |  |

## Race-Free State Assignment

- The modified flow table

| 00 | 01 | 11 | 10 |  |
| :--- | :--- | :--- | :--- | :--- |
|  | $b$ | $a$ | $d$ | $a$ |
|  | $b$ | $d$ | $b$ | $a$ |
|  | $b$ | $c$ | $a$ | $b$ |
|  | $c$ |  |  |  |
|  | $c$ | $d$ | $d$ | $c$ |



Fig. 9.31


## Race-Free State Assignment

## Multiple-row method



Fig. 9.32
Multiple-row assignment

(b) Flow table

## Race-Free State Assignment

## Multiple-row method

- The expanded table is formed by replacing each row of the original table with two rows.
- For example, row $b$ is replaced by rows $b_{1}$ and $b_{2}$.
- Stable state $b$ is entered in columns 00 and 11 in both $b_{1}$ and $b_{2}$.
- After all the stable states have been entered, the unstable states are filled in by reference to the binary assignment
- When choosing the next state for a given present state, a state which is adjacent to the present state is selected from the map.


## 9-7 Hazards

- Unwanted switching transients at the output
- different paths exhibit different propagation delays
- temporary false-output value in combinational circuits
- may result in a transition to a wrong stable state in asynchronous sequential circuits


## Hazards

## - Hazards in combinational circuits

- examples

(a) AND-OR circuit

(b) NAND circuit

Fig. 9.33
Circuits with hazards

## Hazards

- static 1-hazard (sum of products)
- the removal of static 1-hazard guarantees that no static 0 -hazards or dynamic hazards

(a) Static 1-hazard

(b) Static 0-hazard

(c) Dynamic hazard

Fig. 9.34
Types of hazards

## Hazards

- static 0-hazard (product of sum)
- $Y=\left(x_{1}+x_{2}{ }^{\prime}\right)\left(x_{2}+x_{3}\right)$
- The remedy
- the circuit moves from one product term to another
- additional redundant gate

(a) $Y=x_{1} x_{2}+x^{\prime}{ }_{2} x_{3}$

(b) $Y=x_{1} x_{2}+x^{\prime}{ }_{2} x_{3}+x_{1} x_{3}$

Fig. 9.35
Maps illustrating a hazard and its removal

## Hazards

- Hazard-free circuit


Fig. 9.36
Hazard-free circuit

## Hazards

- Hazards in sequential circuits
- in general, no problem for synchronous design
- an asynchronous example

Fig. 9.37 Hazard in a asynchronous sequential circuit


## Hazards


(b) Transition table

(c) Map for $Y$

- Because of hazard, output Y may go to 0 momentarily.
- If the false signal feed back into the AND gate \#2 before the output of the inverter goes to 1 , the output of gate 2 will remain at 0 and the circuit will switch to the incorrect total stable state 010.
- The malfunction can be eliminated by adding an extra gate.



## Hazards

- Implementation with SR latches
- a momentary 0 signal at the S or R inputs of NOR latch has no effect
- a momentary 1 signal at the $S$ or $R$ inputs of NAND latch has no effect


## Hazards

- Implementation with SR latches

(a)

(b)

Latch implementation

## Hazards

## - Implementation with SR latches

- For NAND SR latch:

$$
\begin{array}{|}
\hline \text { Boolean functions for } S \text { and } R \text { : } \\
\qquad \begin{array}{c}
S=A B+C D \\
R=A^{\prime} C
\end{array} \\
\hline
\end{array}
$$

$$
\begin{gathered}
S=(A B+C D)^{\prime}=(A B)^{\prime}(C D)^{\prime} \\
R=\left(A^{\prime} C\right)^{\prime}
\end{gathered}
$$

The Boolean function for output $Q$ is

$$
Q=\left(Q^{\prime} S\right)^{\prime}=\left[Q^{\prime}(A B)^{\prime}(C D)^{\prime}\right]^{\prime}
$$

## Hazards

- Essential Hazards
- asynchronous sequential circuits
- unequal delays along two or more paths that originate from the same input
- cannot be corrected by adding redundant gates
- the delay of feedback loops > delays of other signals that originate from the input terminals


### 9.8 Design Example

- Summary of design procedure
- State the design spec.
- Derive the primitive flow table
- Reduce the flow table by merging the rows
- Race-free state assignment
- Obtain the transition table and output map
- Obtain the logic diagram using SR latches


## Design Specification

## Table 9.6

## Specification of Total States

|  | Inputs |  |  | Output |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| State | $\boldsymbol{T}$ | $\mathbf{C}$ |  | Q |  |  |

## Primitive Flow table

Fig. 9.39
Primitive flow table

|  | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| $a$ | - , - | $f,-$ | (a), 0 | $b$, - |
| $b$ | g, - | , | $c$, - | (b) , 1 |
| $c$ | - , | $h$, - | (c) 1 | $d,-$ |
| $d$ | $e,-$ | - , - | $a$, - | (d), 0 |
| $e$ | (e), 0 | $f,-$ | , - | $d$, - |
| $f$ | $e,-$ | (f), 0 | $a,-$ | , - |
| $g$ | (g), 1 | $h$, - | - , - | $b$, - |
| $h$ | g, - | (h), 1 | $c$, - | - , - |

## Merging of the Flow Table



Fig. 9.40 Implication table

## Merging of the Flow Table



## Closure Table

Fig. 9.41
Merger diagram

| Compatibles | $(\mathbf{a}, \mathbf{f})$ | $(\mathbf{b}, \mathrm{g}, \mathrm{h})$ | $(\mathbf{c}, \mathrm{h})$ | $(\mathrm{d}, \mathrm{e}, \mathrm{f})$ |
| :--- | :---: | :---: | :---: | :---: |
| Implied states | - | - | - | - |

( $\mathrm{a}, \mathrm{f}$ ), (b,g,h), (c,h), (d,e,f)

- cover all the states
- closed


## Merging of the Flow Table


(a)

|  | TC |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
| $a$ | $d,-$ | (a), 0 | (a), 0 | $b$, - |
| $b$ | (b) , 1 | (b) 1 | $c,-$ | (b), 1 |
| $c$ | $b,-$ | (c), 1 | (c), 1 | $d,-$ |
| $d$ | (d), 0 | (d), 0 | $a,-$ | (d), 0 |

(b)

Fig. 9.42
Reduced flow table

## State Assignment and Transition Table

Fig. 9.43
Transition diagram


## State Assignment and Transition Table


(a) Transition table

|  |  |  |  |  |
| ---: | :---: | :---: | :---: | :---: |
| $T C$ |  |  |  |  |
| $y_{1} y_{2}$ |  |  |  |  |
| 0 | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | X |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 1 | 1 | X |
| 10 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |

(b) Output map $Q=y_{2}$

Fig. 9.44
Transition table and output map

## Logic Diagram


(b) Latch excitation table

Fig. 9.45
Maps for latch inputs

TC

(a) $S_{1}=y_{2} T C+y^{\prime}{ }_{2} T^{\prime} C^{\prime}$

|  | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 1 |
| 01 | X | X | X | X |
| 11 | X | X | X | 0 |
| 10 | 0 | 0 | 0 | 0 |

(c) $S_{2}=y_{1}^{\prime} T C^{\prime}$

(b) $R_{1}=y_{2} T^{\prime} C^{\prime}+y^{\prime}{ }_{2} T C$

(d) $R_{2}=y_{1} T C^{\prime}$

## Logic Diagram

Fig. 9.46
Logic diagram of negative-edge-triggered $T$ flip-flop


