# Logic and Computer Design Fundamentals Chapter 5 – Sequential Circuits

Part 4 – State Machine Design

#### **Charles Kime**

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

# Overview

- Part 1 Storage Elements
- Part 2 Sequential Circuit Analysis
- Part 3 Sequential Circuit Design
- Part 4 State Machine Design
  - Issues with traditional state diagrams and table representations
  - The state machine diagram model
  - Constraint checking
  - State machine diagram application and design

# **Finite State Machines**

- A finite state machine (FSM) consists of three sets I, O, and S and two functions f and g in which:
  - I is a set of input combinations,
  - O is a set of output combinations,
  - **S** is a set of states
  - f is the next state function f(I, S), and
  - g is the output function f(S) [Moore model] or the output function f(I, S) [Mealy model].
- The FSM is a fundamental mathematical model used for sequential circuits.
- The details of the traditional state diagrams and state tables as we have defined them are just two of many ways of representing FSMs.

# **Issues with Traditional State Diagram and Table Representations**

# Both of these traditional representations require:

- Enumeration of all input combinations for each state in defining next states
- Enumeration of all input combinations for each state in defining Mealy outputs
- Enumeration of all applicable output combinations for each state (Moore) and for each input combination-state pair (Mealy).

## For state diagrams, all Mealy outputs must be specified on transition arcs

# **Issues with Traditional State Diagram and Table Representations**

- These requirements may be acceptable for sequential circuits with relatively few inputs, and outputs.
- For larger numbers of inputs and outputs both traditional representations become intractable.
- The specification of outputs only on transition arcs complicates the specification of outputs for Mealy circuits unnecessarily.

# **Issues with Traditional State Diagram and Table Representations**



#### **Traditional State Diagram**

**State Machine Diagram (SMD)** 

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **State Machine Diagram Model**

- In response to the issues listed, a broader state machine diagram (SMD) representation has been devised.
- Many other authors have used similar representations to overcome some of the issues we have listed.
- The SMD achieves the flexibility of the <u>Algorithmic State Machine</u> (ASM) (used in some previous editions of this text), without adopting the constraints of the ASM notation.

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **Issues with Traditional State Diagram and Table Representations**

### **Traditional State Diagram:**



### **State Machine Diagram (SMD):**



Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

- Uses state nodes and transition arcs as in the traditional state diagram
- Adds notation for defining Mealy outputs on states as well as transitions
- Is based on input conditions, transition conditions, output conditions and output actions:
  - *Input condition*: a Boolean expression or equation which evaluates to either 0 or 1.
  - *Transition condition,* (TC): an input condition on a transition arc which evaluates to either 0 or 1.
  - *Output condition* (OC): a input condition that if equal to 1 causes an output action to occur and if 0 does not cause the output to occur.



## Output Action Examples

- Single Variables:
  - Appearance of variable Z attached a state specifies that Z = 1. Z is implicitly 0 otherwise.
  - Appearance of variable Z attached to a transition condition (and possibly an output condition) from a state implies that Z = 1 for the condition(s) satisfied. Z is implicitly 0 otherwise unless Z is a Moore output (unconditional) attached to the state or is part of a TCI label attached to a state.
  - Separate default value statements may be used to explicitly specify by default Z = 0 or Z = 1.

### Output Action Examples

- Vector Variables:
  - Appearance of an equation Z = vector value attached to a state specifies the value of Z for the state.
  - Appearance of an equation Z = vector value attached to a transition condition (and possibly an output condition) from a state specifies the value of Z for the state, transition condition and output condition. The value of Z attached to a transition may also be specified by a Moore output (unconditional) attached to the state or as part of a TCI label attached to a state. Otherwise, Z takes on a default value if one is specified . The default value for a vector must be specified (including possibly don't cares).
- Register Transfer Outputs
  - Useful for describing controlled datapath operations (see Chapter 7)

# **State Machine Diagram Transition Conditions**

- A unconditional transition has no transition condition (TC) on its arc or a transition condition consisting of the constant 1.
- A conditional transition has one or more transition conditions on its arc. If any one of the conditions evaluates to 1, the transition occurs.

# **State Machine Diagram Output Actions**

- Moore output actions, are unconditional, depending only on the state, and are attached by a line to the respective state.
- Transition condition-independent (TCI) Mealy output actions are preceded by their output condition and a slash and are attached by a line to the respective state. The output action occurs if the <u>output condition</u> evaluates to 1.
- Transition condition-dependent (TCD) Mealy output actions are attached by a line to their respective transition condition. The output action occurs if the <u>transition condition</u> evaluates to 1.
- Transition and output condition-dependent (TOCD) Mealy output actions are preceded by an output condition and a slash and are attached by a line to their respective transition condition. The output action occurs if the transition condition and the output condition both evaluate to 1.

# **State Machine Diagram Output Actions**

- To summarize, in a given state, an output action occurs if it is:
  - (a) unconditional (Moore)
  - (b) TCI and its output condition OC evaluates to 1
  - (c) TCD and its transition condition TC evaluates to 1
  - (d) TOCD and its transition condition TC and output condition OC both evaluate to 1.

# Moore and TCI output actions attached to a state, apply to *all* transitions from the state.

# **State Machine Diagram Output Actions**





Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

CEN214 – Mohammed Arafah

#### Chapter 5 - Part 4 16

# **State Machine Diagram Output Actions: Examples**





Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **State Machine Diagram Output Actions: Examples**



Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **State Machine Diagram Output Actions: Examples**



- This may seem complex, but note the following:
  - Only the unconditional output type applies to pure Moore machines
  - **TCD** outputs represents the traditional Mealy model and can be used exclusively at some potential cost in complexity including an increase in the number of states.
  - Mixing of Moore and Mealy types and the TCI and TOCD types provide optional opportunities to simplify the state diagram and state table and their specifications

## **Examples Of Transition & Output Conditions**

- Input Variables A, B, C
- Output Variables Y, Z
   Default: Y = 0, Z = 0





**Ex. 1: Moore Outputs** 

·Y

 $(\overline{A} + \overline{B})$ 

**S2** 

A·B

**S0** 

**Ex. 2: TCI Outputs** 



Ex. 3: TCD Outputs

#### **Ex. 4: TOCD Outputs**

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

#### CEN214 – Mohammed Arafah

Chapter 5 - Part 4 21

Moore Output Actions
TCI
TCD
TOCD

# **Constraint Checking**

- TC Constraints
  - Constraint 1: In state S<sub>i</sub>, for all possible TC pairs (T<sub>ij</sub>, T<sub>ik</sub>) on arcs to distinct next states from S<sub>i</sub>,

$$\Gamma_{ij} \cdot T_{ik} = 0$$

• Constraint 2: In state Si, for all possible TCs, T<sub>ij</sub>

 $\Sigma T_{ij} = 1$ 

- OC Constraints
  - Constraint 1: For every output action in state S<sub>i</sub> or on its transitions having coincident output variables with differing values, the corresponding pair of output condition (O<sub>ij</sub>, O<sub>ik</sub>) must be mutually exclusive, i. e., satisfy

#### $\mathbf{O}_{ij} \cdot \mathbf{O}_{ik} = \mathbf{0}$

• Constraint 2:For every output variable, the output conditions for state S<sub>i</sub> or its transitions must cover all possible combinations of input variables that can occur, i. e.,

#### $\Sigma O_{ij} = 1$

- For both output constraints above, TCs must be used in evaluating O<sub>ij</sub> for output actions of TCD and TOCD output action types
- See text for using don't cares and defaults.

# **Constraint Checking Example 1:**



- **Transition Constraints:** 
  - S0: One unconditional TC
  - S1: A.  $\overline{A} = 0;$ A +  $\overline{A} = 1$   $\begin{pmatrix} 2 \\ 2 \end{pmatrix}$

• S2: 
$$(A+B) \cdot (\overline{A} \ \overline{B}) = 0;$$
  
 $(A+B) + (\overline{A} \ \overline{B}) = 1$ 

• S3: 
$$\overline{A} \cdot AB = 0;$$
  
 $\overline{A} \cdot A\overline{B} = 0;$   
 $AB \cdot A\overline{B} = 0;$ 

$$\overline{\mathbf{A}} + \mathbf{A}\mathbf{B} + \mathbf{A}\overline{\mathbf{B}} = \mathbf{1}$$

- Output Constraints:
  - Satisfied for all four states by the given output conditions and values and the default constraints.

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

CEN214 – Mohammed Arafah

2 2

3 2

# **Constraint Checking Example 1:**



Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

- Output Constraints:
  - **Constraint 1:** 
    - S0: For  $\overline{B} \rightarrow Y = 1$ 
      - By default, for B, Y = 0 $\overline{B} \cdot B = 0$
    - S1: For  $\overline{AB} \rightarrow Y=1$ By default, for  $\overline{A}+B$ , Y = 0  $\overline{AB} \cdot (\overline{A}+B) = 0$ For  $\overline{A}+\overline{B} \rightarrow Z=1$ By default, for AB, Z = 0 $(\overline{A} + \overline{B}) \cdot AB = 0$
    - S2: For A+B → Y=1 By default, for AB, Y = 0 (A + B) . AB = 0 For AB → Z=1 By default, for A+B, Z = 0 (AB). (A+B) = 0

#### • S3: None

# **Constraint Checking Example 1:**



Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

- Output Constraints:
  - **Constraint 2:** 
    - S0: For  $\overline{B} \rightarrow Y = 1$ 
      - By default, for B, Y = 0 $\overline{B} + B = 1$
    - S1: For AB → Y=1 By default, for A+B, Y = 0 AB + (A+B) = 1 For A+B → Z=1 By default, for AB, Z = 0
    - S2: For A+B  $\rightarrow$  Y=1 By default, for  $\overline{AB}$ , Y = 0 (A + B) +  $\overline{AB}$  = 1 For  $\overline{AB} \rightarrow$  Z=1 By default, for A+B, Z = 0 ( $\overline{AB}$ ) + (A+B) = 1

 $(\mathbf{A} + \mathbf{B}) + \mathbf{A}\mathbf{B} = \mathbf{1}$ 

#### S3: None

# **Constraint Checking Example 2:**

Inputs: A , B Outputs: Y , Z Defaults: Y = 0, Z = 0



- Transition Constraints:
  - S0:  $A \cdot B \cdot (\overline{A} + \overline{B}) = 0;$  $A \cdot B + (\overline{A} + \overline{B}) = 1$
  - S1:  $\overline{A} \cdot \overline{C} \cdot (A + C) = 0;$  $\overline{A} \cdot \overline{C} + (A + C) = 1$

• S2: 
$$\overline{B} \cdot C \cdot (B + \overline{C}) = 0;$$
  
 $\overline{B} \cdot C + (B + \overline{C}) = 1$ 

• S3: 
$$\mathbf{A} \cdot \overline{\mathbf{A}} = \mathbf{0};$$
  
 $\mathbf{A} + \overline{\mathbf{A}} = \mathbf{1}$   $\begin{pmatrix} 2 \\ 2 \end{pmatrix}$ 

Output Constraints:

• Satisfied for all four states by the given output conditions and values and the default constraints.

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc. 2 2

2 2

 $\left|\begin{array}{c}2\\2\end{array}\right|$ 

# **Constraint Violation Examples**

## Transition Constraints

- Example A: X·Y ≠ 0 and X + Y ≠ 1, so two constraints are violated
- Example B:  $X \cdot \overline{X}Y = 0$ , but  $X + \overline{X}Y \neq 1$ . so constraint 2 is violated

#### Output Constraints

- Example C: For values Z = 1 and Z = 0, X·Y ≠ 0, so constraint 1 is violated
- Constraint  $X + Y + \overline{Y} = 1$ , due to the default value of Z on  $\overline{Y}$ , so constraint 2 is satisfied
- Example D: In general, for a given state, since the output condition for a Moore type output action is 1, no output action on a same output variable with a different value is permitted on the transitions.

X

**S2** 

**S2** 

**S1** 

**S1** 

**S2** 

A

B

**S0** 

**S0** 

XY

**S0** 

X/Z

# **State Machine Table Format**

State	State Code	Transition Condition	Next State	Next State Code	Output Actions (and OCs)	
State Name 1	State Code 1	Unused	Unconditional Next State 1	Next State Code 1	Moore or TCI Output (and OC)	
		Transition Cond. 11	Next State 11	Next State Code 11	TCD or TOCD Output 11 (and OC)	
		Additional Transition Conditions and Entries for State Name 1				
State Name i	Entries for	s for State Names i, i = 2,n				

# **State Machine Table for Constraint Checking Example**



Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

\* is reminder of an output action dependent on transition condition

# **State Machine Design Procedure**

- Define the input and output variables for the circuit or system and meaning of 0 and 1 values of each variable
- Draw the state machine diagram or formulate the state machine table for the circuit or system
- If a state machine diagram is used, convert it to a state machine table
- From the state machine table, derive optimized next state equations and output equations for the circuit or system



# **Conversion of Traditional State Diagram to State Machine Diagram**

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **Example 1: Conversion**

### **Traditional State Diagram:**



### **State Machine Diagram:**



Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **Example 1: Conversion State Machine Table (SMT)**

State	State Code	Transition Condition	Next State	Next State Code	Output Actions
	$Q_1 Q_2$			$Q_1 Q_2$	(OCs)
Α	00	X	Α	00	
	Q1'Q2'	X	В	01	
В	01				X/Z
		Y	Α	00	
	Q1'Q2	Y	С	10	
С	10				Y / Z
		X	D	11	
	<b>Q</b> <sub>1</sub> <b>Q</b> <sub>2</sub> '	X	Α	00	
D	11				Ζ
		$\overline{X}\overline{Y} + \overline{X}Y$	D	11	
	$Q_1Q_2$	$XY + \overline{X}\overline{Y}$	С	10	

## **Example 1: Conversion Equations**



© 2008 Pearson Education, Inc.

CEN214 – Mohammed Arafah

Chapter 5 - Part 4 34

# **Example 1: Conversion**



Chapter 5 - Part 4 35



# **Batch Mixing System**

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **Example 2: Batch Mixing System**



Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **Example 2: Batch Mixing System Inputs**

Input	Meaning for Value 1	Meaning for Value 0
NI	Three ingredients	Two ingredients
Start	Start a batch cycle	No Action
Stop	Stop an on-going batch cycle	No Action
LO	Tank empty	Tank not empty
L1	Tank filled to level 1	Tank not filled to level 1
L2	Tank filled to level 2	Tank not filled to level 2
L3	Tank filled to level 3	Tank not filled to level 3
TZ	Timer at value 0	Timer not at value 0

# Example 2: Batch Mixing System Outputs

Output	Meaning for Value 1	Meaning for Value 0
MX	Mixer on	Mixer off
PST	Load timer with value from D	No Action
TM	Timer on	Timer off
V1	Valve open for ingredient 1	Valve closed for ingredient 1
V2	Valve open for ingredient 2	Valve closed for ingredient 2
<b>V3</b>	Valve open for ingredient 3	Valve closed for ingredient 3
VE	Output valve open	Output valve closed

# **Example 2: Batch Mixing System State Machine Diagram (SMD)**



# **Example 2: Batch Mixing System State Machine Table (SMT)**

State	State Code	Transition Condition	Next State	Next State Code	Output Actions (OCs)
Init	100000	<b>START</b> + STOP	Init	100000	
	Init	START. STOP	Fill_1	010000	
Fill_1	0 <b>1</b> 0000				V1
		STOP	Init	100000	
		L1. STOP	Fill_1	010000	
	Fill_1	L1. STOP	Fill_2	001000	
Fill_2	00 <mark>1</mark> 000				V2
		STOP	Init	100000	
		L2. STOP	Fill_2	001000	
		L2. NI . STOP	Mix	000010	PST*
	Fill_2	L2.NI.STOP	Fill_3	000100	
Fill_3	000 <mark>1</mark> 00				V3
		STOP	Init	100000	
		L3. STOP	Fill_3	000100	
	Fill_3	L3.STOP	Mix	000010	PST*
Mix	000010				MX
		STOP	Init	100000	
		TZ.STOP	Mix	000010	TM*
	Mix	TZ.STOP	Empty	000001	
Empty	000001				VE
		L0 .STOP	Empty	000001	
Design Fundamen	als. 4Empty	L0 + STOP	Init	100000	

Logic and Computer PowerPoint<sup>®</sup> Slides

© 2008 Pearson Education, Inc.

# **Example 2: Batch Mixing System Equations**

#### Intermediate Variables:

- $X = Fill_2 \cdot L2 \cdot \overline{N1} \cdot \overline{STOP}$
- $Y = Fill_3 \cdot L3 \cdot \overline{STOP}$
- $Z = Mix. \overline{TZ}. \overline{STOP}$

#### Flip-Flop Inputs:

- Init(t+1) = Init. (START + STOP) + STOP. (Fill\_1 + Fill\_2 + Fill\_3 + Mix) + Empty. (STOP + L0)
- $Init(t+1) = Init \cdot \overline{START} + STOP + Empty \cdot L0$
- Fill\_1(t+1) = Init . START . STOP + Fill\_1 . L1. STOP
- *Fill\_2(t+1) = Fill\_1. L1 . STOP + Fill\_2 . L2. STOP*
- *Fill\_3(t+1) = Fill\_2. L2 . NI . STOP + Fill\_3 . L3. STOP*
- Mix(t+1) = X + Y + Z
- $Empty(t+1) = Mix \cdot TZ \cdot \overline{STOP} + Empty \cdot L\theta \cdot \overline{STOP}$

# **Example 2: Batch Mixing System Equations**

#### Intermediate Variables:

- $X = Fill_2 \cdot L2 \cdot \overline{N1} \cdot \overline{STOP}$
- $Y = Fill\_3.L3.\overline{STOP}$
- $Z = Mix. \overline{TZ} \cdot \overline{STOP}$

### Outputs:

- V1 = Fill\_1
- *V2 = Fill\_2*
- *V3 = Fill\_3*
- PST = X + Y
- MX = Mix
- TM = Z
- VE = Empty

# **Example 2: Batch Mixing System Constraint Checking**

#### **Constraint 1 Checking :**

State	Constraint Checking
Init	$[\overline{(\text{START} + \text{STOP})}] \cdot [\text{START} \cdot \overline{\text{STOP}}] = 0$
Fill_1	$[\overline{L1} \cdot \overline{STOP}] \cdot [STOP] = 0$
	$[\overline{L1} \cdot \overline{STOP}] \cdot [L1 \cdot \overline{STOP}] = 0$
	$[STOP] \cdot [L1 \cdot \overline{STOP}] = 0$
Fill_2	$[L2.\overline{NI}.\overline{STOP}].[STOP] = 0$
	$[L2.\overline{NI}.\overline{STOP}].[\overline{L2}.\overline{STOP}] = 0$
	$[L2.\overline{NI}.\overline{STOP}].[L2.NI.\overline{STOP}] = 0$
	$[STOP] \cdot [L2 \cdot \overline{STOP}] = 0$
	$[STOP] \cdot [L2 \cdot NI \cdot \overline{STOP}] = 0$
	$[\overline{\text{L2}} \cdot \overline{\text{STOP}}] \cdot [\text{L2} \cdot \text{NI} \cdot \overline{\text{STOP}}] = 0$



Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **Example 2: Batch Mixing System Constraint Checking**

#### **Constraint 1 Checking (Continued):**

State	Constraint Checking
Fill_3	$[\overline{L3} \cdot \overline{STOP}] \cdot [STOP] = 0$
	$[\overline{L3}, \overline{STOP}] \cdot [L3, \overline{STOP}] = 0$
	$[STOP] \cdot [L3 \cdot \overline{STOP}] = 0$
Mix	$[\overline{\mathrm{TZ}} . \overline{\mathrm{STOP}}] . [\mathrm{STOP}] = 0$
	$[\overline{\mathrm{TZ}} \cdot \overline{\mathrm{STOP}}] \cdot [\mathrm{TZ} \cdot \overline{\mathrm{STOP}}] = 0$
	$[STOP] . [TZ. \overline{STOP}] = 0$
Empty	$[\overline{L0} \cdot \overline{STOP}] \cdot [L0 + STOP] = 0$



Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **Example 2: Batch Mixing System Constraint Checking**

#### **Constraint 2 Checking (Continued):**

State	Constraint Checking
Init	$[(\overline{\mathbf{START}} + \mathbf{STOP})] + [\mathbf{START} \cdot \overline{\mathbf{STOP}}] = 1$
Fil_1	$[\overline{L1} \cdot \overline{STOP}] + [STOP] + [L1 \cdot \overline{STOP}] = 1$
Fil_2	$[L2 . \overline{NI} . \overline{STOP}] + [STOP] + [\overline{L2} . \overline{STOP}] + [L2 . \overline{NI} . \overline{STOP}] = 1$
Fil_3	$[\overline{L3} \cdot \overline{STOP}] + [STOP] + [L3 \cdot \overline{STOP}] = 1$
Mix	$[\overline{\text{TZ}} \cdot \overline{\text{STOP}}] + [\text{STOP}] + [\text{TZ} \cdot \overline{\text{STOP}}] = 1$
Empty	$[\overline{L0} \cdot \overline{STOP}] + [L0 + STOP] = 1$





# **Sliding Door Control**

# **Example 3: Sliding Door Control**



# **Example 3: Sliding Door Control Inputs**

Input	Name	Meaning for Value 1	Meaning for Value 0
LK	Lock with Key	Locked	Unlocked
DR	<b>Door Resistance Sensor</b>	<b>Door resistance</b> $\geq$ 15 lb	<b>Door resistance &lt; 15 lb</b>
PA	Approach Sensor	Person/object approach	No person/object approach
PP	Presence Sensor	Person/object in door	No person/object in door
MO	Manual Open by Pushbutton	Manual Open	No Manual Open
CL	<b>Close Limit Switch</b>	Door fully closed	Door Not fully closed
OL	<b>Open Limit Switch</b>	Door fully open	Door Not fully open

# **Example 3: Sliding Door Control Inputs**

- The door opens in response to:
  - PA (Approach Sensor)
  - **PP** (**Presence Sensor**)
  - DR (Door Resistance Sensor)
  - Pushbutton MO (Manual Open)
- PA senses a person or object approaching the door.
- **PP** senses the presence of a person or object within the doorframe.
- DR senses a resistance to the door closing indicating that the door is pushing on a person or obstacle.
- MO is a manual pushbutton on the door control box that opens the door without dependence on the automatic control.

# **Example 3: Sliding Door Control Outputs**

Output	Name	Meaning for Value 1	Meaning for Value 0
BT	Bolt	Bolt closed	Bolt open
CD	Close Door	Close door	No action
OD	Open Door	Open door	No action

# **Example 3: Sliding Door Control State Machine Design (SMD)**



© 2008 Pearson Education, Inc.

# **Example 3: Sliding Door Control State Machine Table (SMT)**

State	State Code	Transition Condition	Next	Next State Code	Output Actions
	$\mathbf{Y}_{1}\mathbf{Y}_{2}$		State	Y <sub>1</sub> Y <sub>2</sub>	(OCs)
Closed	00	LK	Closed	00	BT*
		IK. PA. PP. MO	Closed	00	CL/CD*
	Y <sub>1</sub> 'Y <sub>2</sub> '	$\overline{\mathbf{LK}}$ . (PA + PP + MO)	Open	01	
Open	01				OD
		OL	Open	01	
	<b>Y</b> <sub>1</sub> ' <b>Y</b> <sub>2</sub>	OL	Opened	11	
Opened	11	PA + PP + MO	Opened	11	OL / OD *
	$\mathbf{Y}_1 \mathbf{Y}_2$	$\overline{\mathbf{PA}}$ . $\overline{\mathbf{PP}}$ . $\overline{\mathbf{MO}}$	Close	10	
Close	10				CD
		$\overline{\mathrm{CL}}$ . $\overline{\mathrm{PA}}$ . $\overline{\mathrm{PP}}$ . $\overline{\mathrm{MO}}$ . $\overline{\mathrm{DR}}$	Close	10	
		$CL.\overline{PA}.\overline{PP}.\overline{MO}.\overline{DR}$	Closed	00	
	<b>Y</b> <sub>1</sub> <b>Y</b> <sub>2</sub> '	PA + PP + MO + DR	Open	01	

## **Example 3: Sliding Door Control Equations**

- Intermediate Variables:
  - $X = PA + PP + MO \rightarrow X = PA.PP.MO$
- Flip-Flop Inputs:
  - $Y_1(t+1) = \overline{Y_1} \cdot Y_2 \cdot OL + Y_1 \cdot Y_2 + Y_1 \cdot \overline{Y_2} \cdot \overline{CL} \cdot \overline{X} \cdot \overline{DR}$
  - $Y_2(t+1) = \overline{Y_1} \cdot \overline{Y_2} \cdot \overline{LK} \cdot X + \overline{Y_1} \cdot Y_2 + Y_1 \cdot Y_2 \cdot X + Y_1 \cdot \overline{Y_2} \cdot (X + DR)$

### Outputs:

- $BT = \overline{Y}_1 \cdot \overline{Y}_2 \cdot LK$
- $CD = Y_1 \cdot \overline{Y}_2 + \overline{Y_1} \cdot \overline{Y_2} \cdot \overline{LK} \cdot \overline{CL} \cdot \overline{X} = (Y_1 + \overline{LK} \cdot \overline{CL} \cdot \overline{X}) \cdot \overline{Y_2}$
- $OD = \overline{Y_1} \cdot Y_2 + Y_1 \cdot Y_2 \cdot \overline{OL} \cdot X = (\overline{Y_1} + \overline{OL} \cdot X) \cdot Y_2$

Simplification Theorem: x + x'y = x + y

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

CEN214 – Mohammed Arafah

Chapter 5 - Part 4 54



# **Elevator Control**

**Elevator control for two-floor elevator Warning: Does not include safety features or all user buttons!** 

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **Example 4: Elevator Control Inputs**

Input	Name	Meaning for Value 1	Meaning for Value 0
C1(C2)	Call button (outside elevator) to floor 1(2)	Call for elevator	No action
G1(G2)	Go button (inside elevator) to floor 1(2)	Go to floor command	No action
F1(F2)	Senses elevator at floor 1(2)	Elevator at floor	Elevator not at floor
S1(S2)	Senses elevator approaching floor 1(2) (Controls slowdown of elevator)	Elevator approaching floor	Elevator not approaching floor
DO	Doors open?	Doors fully open	Doors not fully open
то	End of time interval from button push to elevator movement starting	Time interval has ended	Waiting for time interval to end
DC	Doors closed?	Doors closed	Doors not closed

# **Example 4: Elevator Control Outputs**

Output	Name	Meaning for Value 1	Meaning for Value 0
Up	Elevator to go up	Commands elevator to go up	No action
Down	Elevator to go down	Commands elevator to go down	No action
TS	Timer start	Initialize and start timer	No action
SD	Slow down	Elevator approaching target floor slows down	Elevator moves as normal speed
OD	Open doors	Open doors	No action
CD	Close doors	Close doors	No action

# **Example 4: Elevator Control Specifications**

- The elevator parks at the floor to which it has last taken passengers with doors open.
- Call button C<sub>i</sub> calls elevator to a floor.
- If the elevator is not at the floor, TS is used to initialize and start the timer;
- After TO becomes 1, the doors close, and when DC is active, the Up or Down output is activated.
- The S<sub>i</sub> sensor detects the floor approach and activates output SD to slow elevator.
- The F<sub>i</sub> sensor detects the elevator at the floor, forces both Up and Dn to 0, and opens the doors.
- Passenger(s) enter elevator and push the G<sub>i</sub> button.
- After TO becomes 1, the doors close, and when DC is active, the Up or Down output is activated.
- The S<sub>i</sub> sensor detects the approach and activates output SD to slow elevator.
- The F<sub>i</sub> sensor detects the elevator at the floor, forces both Up and Dn to 0, and opens the doors, permitting passengers to exit.

# **Example 4: Elevator Control**



Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **Example 4: Elevator Control States**

## Initial proposed states:

- U (Up)
- Dn (Down)
- Hd (Hold)

## Series of actions required in Hd state:

- Open doors (Hd\_A)
- Use timer to wait for passengers
- Close doors

(Hd\_C)

 $(Hd_B)$ 

Expand Hd to 3 states: Hd\_A, Hd\_B, Hd\_C

## One-Hot State Vector: (U, Dn, Hd\_C, Hd\_B, Hd\_A)

# **Example 4: Elevator Control State Machine Diagram (SMD)**



# **Example 4: – Elevator Control State Machine Table (SMT)**

State	State Code	Transition Condition	Next State	Next State Code	Output Actions
	U, Dn, Hd_C, Hd_B, Hd_A			U, Dn, Hd_C, Hd_B, Hd_A	(OCs)
Hd_A	00001				DO/OD
		$\overline{(DO \cdot (F1 \cdot (C2 + G2) + F2 \cdot (C1 + G1)))}$	Hd_A	00001	
	Hd_A	$DO \cdot (F1 \cdot (C2 + G2) + F2 \cdot (C1 + G1))$	Hd_B	00010	TS
Hd_B	00010	TO	Hd_B	00010	
	Hd_B	ТО	Hd_C	00100	
Hd_C	00100	$DC \cdot (F1 + F2)$	Hd_C	00100	CD
		DC·F2	Dn	01000	
	Hd_C	DC·F1	U	10000	
Dn	01000				Down, S1/SD
		F1	Dn	01000	
	Dn	F1	Hd_A	00001	
U	10000				Up, S2/SD
		F2	U	10000	
	U	F2	Hd_A	00001	

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

# **Example 4: Elevator Control Equations**

## Flip-Flop Inputs:

- $X = DO \cdot ((F1 \cdot (C2 + G2) + F2 \cdot (C1 + G1)))$
- $Y = DC \cdot (F1 + F2)$
- $D_{Hd_A} = Hd_A \cdot \overline{X} + Dn \cdot F1 + U \cdot F2$
- $D_{Hd_B} = Hd_A \cdot X + Hd_B \cdot \overline{TO}$
- $D_{Hd_C} = Hd_B \cdot TO + Hd_C \cdot \overline{Y}$
- $D_{Dn} = Hd_C \cdot DC \cdot F2 + Dn \cdot \overline{F1}$
- $D_U = Hd_C \cdot DC \cdot F1 + U \cdot \overline{F2}$

## Outputs:

- Down = Dn
- Up = U
- $SD = Dn \cdot S1 + U \cdot S2$
- $TS = Hd_A \cdot X$
- $OD = Hd_A \cdot \overline{DO}$
- $CD = Hd_C \cdot \overline{Y}$

# **Terms of Use**

- All (or portions) of this material © 2008 by Pearson Education, Inc.
- Permission is given to incorporate this material or adaptations thereof into classroom presentations and handouts to instructors in courses adopting the latest edition of Logic and Computer Design Fundamentals as the course textbook.
- These materials or adaptations thereof are not to be sold or otherwise offered for consideration.
- This Terms of Use slide or page is to be included within the original materials or any adaptations thereof.