السيرة الذاتية
SUMMARY
Accomplished associate professor in the field of Computer Engineering (Digital Systems Design), with around fifteen years of experience in the development, design, supervision and evaluation of digital systems/computer engineering courses for both undergraduate and postgraduate Programmes of studies. Extensive involvement in state-of-the-art educational research and in designing instructional materials. Skilled in writing high standard self-instructional educational materials. Strong, clear and effective communication skills. Successful understanding and application of accreditation bodies’ requirements for both academic standards and quality assurance in Higher Education. Demonstrated remarkable leadership in preparing a suite of study programmes documentation for accreditation purposes. Highly energetic with organized, dedicated, and focused work ethics.
Personal Information
|
||
Marital status: Married Nationality: British Age: 52 Place of Birth: Hanover, Germany Languages: Fluency in understanding, writing and speaking both Arabic, English. |
||
Education & TRAINING
|
||
1986 - 1991 College of Computer Science and Information, King Saud University, Riyadh, Saudi Arabia.
1992 - 1997 Department of Electrical and Electronic Engineering, University of Nottingham, U.K.
1998-2001 Doulos HDL training Company, UK. Doulos is a world leader for independent know-how in leading edge methodologies for SoC, FPGA/CPLD and ASIC design.
-Comprehensive VHDL: 40 Hours training (1998).
2003-2004 Institute of Educational Technology, The Open University, Melton Keynes, UK.
2004 Education, The Open University, Melton Keynes, UK.
|
||
Work experience and Related
|
||
1997 – 2004 University of Derby, United Kingdom Lecturer(97-01)/Senior Lecturer (01-04) in Digital Systems Design
|
||
|
||
publications
|
||
[1] M. Mekhallalati and M. K. Ibrahim, "New Parallel multiplier design", Electronics Letters, pp. 1650-1651, 1992. [2] M. Mekhallalati and A. Ashur, "Novel structures for serial multiplication over the finite field GF(2m)," Proc. Of the IEEE Workshop on VLSI Signal Processing, pp. 65-74, 1996. [3] M. Mekhallalati et al, "Radix Modular Multiplication Algorithm", Journal of Circuits, Systems and Computers, pp. 547-567, 1996. [4] M. Mekhallalati et al, "Novel Radix Finite Field Multiplier for GF(2m)," Journal of VLSI Signal Processing, No. 15, pp. 233-245, 1997. [5] M. Mekhallalati et al, "New low complexity bi-directional systolic structures for serial multiplication over the finite field GF(qm)," IEE Proc. Circuits, Devices and Systems, pp. 55-60, 1998. [6] M. Mekhallalati and M. K. Ibrahim, " New High Radix Maximally Redundant Signed Digit Adder", ISCAS99, Session 64.23. [7] Hesham A. Al-Twaijry, Mejahed C. Mekhallalati, Hamid R. Abachi and Ghulam Muhammad, "A Rubrics Based Quality Improvement Methodology for ABET accreditation", International journal of engineering education; Vol. 28, No. 6; pp. 1266-1273. 2012. |