تجاوز إلى المحتوى الرئيسي
User Image

Abdullah Alsqah

Lecturer

Faculty, Electrical Engineering Department

كلية الهندسة
2 C 12
مادة دراسية

EE 208 : Logic Design

Binary system representation including conversion between different systems and arithmetic and logic operations; Boolean algebra and logic gates representations, Gate Level minimization using the K-map with and without don’t care conditions; Combinational Logic including adders, multipliers; Synchronous sequential logic; Registers and counters. 

ملحقات المادة الدراسية