


# NAND Gate

A	B	Y
0	0	1 $V_{OH}$
0	1	1 $V_{OH}$
1	0	1 $V_{OH}$
1	1	0 $V_{OL}$

## H.W# 5

**Question :** Assume for the shown STTL  $\beta_F = 0.01$  and  $\beta = 40$ .

- 1- Calculate the voltages at the base of each transistor for  $V_{OH}$  and  $V_{OL}$ .
- 2- Calculate the power dissipated by the gate.
- 3- Calculate the fan-out.



$$\beta = 40, \beta_r = 0.01$$

- ① if at least one input low " $V_o = V_{OH}$ "  
Q1 ON (active)  
Q2, Q3, Q4 are off -

$$V_{cc} = (900) \overset{\text{very small}}{I_{B5}} + V_{BE5} + V_{BE4} + V_{OH}$$

$$5 = 0 + 0.75 + 0.7 + V_{OH}$$

$$V_{OH} = 3.55 \text{ Volt}$$

$P_H$  at the all input is high

$$I_{B1} = \frac{5 - V_p}{2.8K}$$

$$V_p = V_{BE3} + V_{BE2} + V_{BC} (\text{Inverted})$$

$$= 0.75 + 0.75 + 0.75$$

or 0.14

$$I_{C2} = \frac{5 - V_{C2}}{900}$$

$$V_{C2} = V_{BE3} + V_{CE2}$$

$$= 0.75 + 0.35$$

$$= 1.1$$

$$I_{C2} = \frac{3.9}{900} = 4.33 \text{ mA}$$

- ② if all inputs are high " $V_o = V_{OL}$ "  
Q1 is (reverse active)  
Q2, Q3, Q4 are ON  
Q5 is off

$$V_{OL} = V_{CE3} = 0.35 \text{ Volt}$$

$P_L$  at the input is low

$$I_{B1} = \frac{5 - V_p}{2.8K}$$

$$V_p = V_{B1} = V_{BE1} + V_{E1} = 1.1 \text{ Volt}$$

$$I_{B1} = \frac{5 - 1.1}{2.8K} = 1.39 \text{ mA}$$

$$P_L = 5 \times 1.39 \text{ m} = 6.964 \text{ mW}$$




Fig. 14.28 A Schottky TTL (known as STTL) NAND gate.




Fig. 14.29 Comparison of the  $i-v$  characteristic of the active pull-down with that of a 600- $\Omega$  resistor.





Fig. 14.30 Voltage transfer characteristic of the Schottky TTL gate.



"Low power STTL"

Table 14.1 PERFORMANCE COMPARISON OF TTL FAMILIES

	Standard TTL (Series 74)	Schottky TTL (Series 74S)	Low-Power Schottky TTL (Series 74LS)	Advanced Schottky TTL (Series 74AS)	Advanced Low-Power Schottky TTL (Series 74ALS)
$t_p$ , ns	10	3	10	1.5	4
$P_D$ , mW	10	20	2	20	1
$DP$ , pJ	100	60	20	30	4

transistor in mode...  
 divided because  $Q_2$  and  $Q_3$   
 are not switching  
 simultaneously




Fig. 14.23 The TTL gate and its voltage transfer characteristic.




Fig. 14.22 Analysis of the TTL gate when the input is low. The circled numbers indicate the order of the analysis steps.

$Q_1$ : sat  
 $Q_2, Q_3$ : off  
 $Q_4, D$ : on




Fig. 14.20 Analysis of the TTL gate with the input high. The circled numbers indicate the order of the analysis steps.




Fig. 14.26 A TTL AND-OR-INVERT gate.

TTL NOR by  
 remove B and D

$Q_1$ : reverse active  
 $Q_2, Q_3$ : sat  
 $Q_4, D$ : off